JPS622760B2 - - Google Patents

Info

Publication number
JPS622760B2
JPS622760B2 JP54113310A JP11331079A JPS622760B2 JP S622760 B2 JPS622760 B2 JP S622760B2 JP 54113310 A JP54113310 A JP 54113310A JP 11331079 A JP11331079 A JP 11331079A JP S622760 B2 JPS622760 B2 JP S622760B2
Authority
JP
Japan
Prior art keywords
signal
central processing
scanning device
processing unit
unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP54113310A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5637791A (en
Inventor
Kazuo Yamagiwa
Masahiro Midorikawa
Minoru Ooyama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp, Nippon Electric Co Ltd filed Critical Nippon Telegraph and Telephone Corp
Priority to JP11331079A priority Critical patent/JPS5637791A/ja
Publication of JPS5637791A publication Critical patent/JPS5637791A/ja
Publication of JPS622760B2 publication Critical patent/JPS622760B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q3/00—Selecting arrangements
    • H04Q3/42—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker
    • H04Q3/54—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised
    • H04Q3/545—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Exchange Systems With Centralized Control (AREA)
JP11331079A 1979-09-04 1979-09-04 Channel signal processing system Granted JPS5637791A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11331079A JPS5637791A (en) 1979-09-04 1979-09-04 Channel signal processing system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11331079A JPS5637791A (en) 1979-09-04 1979-09-04 Channel signal processing system

Publications (2)

Publication Number Publication Date
JPS5637791A JPS5637791A (en) 1981-04-11
JPS622760B2 true JPS622760B2 (en]) 1987-01-21

Family

ID=14608988

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11331079A Granted JPS5637791A (en) 1979-09-04 1979-09-04 Channel signal processing system

Country Status (1)

Country Link
JP (1) JPS5637791A (en])

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01129458U (en]) * 1988-02-25 1989-09-04

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4946894U (en]) * 1972-07-28 1974-04-24

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01129458U (en]) * 1988-02-25 1989-09-04

Also Published As

Publication number Publication date
JPS5637791A (en) 1981-04-11

Similar Documents

Publication Publication Date Title
US4413319A (en) Programmable controller for executing block transfer with remote I/O interface racks
US4219873A (en) Process for controlling operation of and data exchange between a plurality of individual computers with a control computer
EP0204960B1 (en) Multiple port integrated dma and interrupt controller and arbitrator
US3413613A (en) Reconfigurable data processing system
US4638428A (en) Polling control method and system
US4034354A (en) Programmable interface controller for numerical machine systems
EP0013739B1 (en) Communication controller in a data processing system
US4041473A (en) Computer input/output control apparatus
JPS56159725A (en) Module type data processor
US3949371A (en) Input-output system having cyclical scanning of interrupt requests
US4060795A (en) Scanning system
US3881172A (en) Process control computer
JPS622760B2 (en])
EP0077835A1 (en) Data exchanging method and device
US3465302A (en) Buffered teletypewriter device
US5822522A (en) System for transferring data through a communication interface using control information in request data for controlling data receiving rates independent of the CPU
JPH0236970B2 (en])
JPH0198017A (ja) プリンタ制御装置
JP3227273B2 (ja) プログラマブルコントローラのリンク処理方式
SU1372330A1 (ru) Устройство дл св зи микропроцессора с внешними устройствами
SU1539787A1 (ru) Микропрограммное устройство дл сопр жени процессора с абонентами
SU732848A1 (ru) Устройство дл обмена информацией
JPS59173827A (ja) Ｄｍａ制御装置
SU777653A1 (ru) Периферийный процессор дл телефонной коммутационной системы
JPH0576821B2 (en])